SUMMARY VLSIs that perform signal processing near infrared sensors cooled to ultra-low temperature are demanded. Delay test of those chips must be executed at ultra-low temperature while functional test could be performed at room temperature as long as hold timing errors do not occur. In this letter, we focus on the hold timing violation and evaluate the feasibility of functional test of ultra-low temperature circuits at room temperature. Experimental evaluation with a case study shows that the functional test at room temperature is possible.
Introduction
Infrared sensors equipped with satellites are classified into cooled and uncooled ones, and some cooled sensors operate at −200 degrees Celsius ( • C). With an increase in the number pixels of sensors, signal processing adjacent to the sensors is demanded, which means VLSIs operating at such a low temperature need to be designed and tested.
Generally, as the operating temperature falls, the signal switching and propagation in a chip become faster because the electron mobility becomes higher and the wiring resistance becomes lower. With a wide range of temperature variation, timing errors might occur due to a significant speed variation. Therefore, digital circuits are designed with a library which contains timing characteristics at the ultra-low temperature. Also, after fabrication, the circuit is tested at ultra-low temperature. Here, there are two types of tests; one is functional test, and the other is delay test. The delay test for timing verification must be performed at ultra-low temperature while the functional test, which is followed by the delay test, could be performed at any temperature as long as hold timing errors do not occur because the functionality of digital circuits is independent of temperature. For saving the test cost, this work evaluates the feasibility of the functional test at room temperature. We experimentally evaluate the probability of hold timing violation at room temperature in the circuits designed for ultra-low temperature operation. Also, we discuss the dependency of hold violation probability on the supply voltage.
The rest of this letter is organized as follows. Section 2 explains the impact of temperature on transistor and wire characteristics. Section 3 explains the calculation of 
Impact of Temperature on Device Characteristics
This section reviews the temperature dependency of transistor performance, interconnect resistance and delay time. This letter assumes that the interconnects are made of pure copper.
Temperature Dependency of Transistors and Wires
The drain current of an NMOS transistor I d is expressed in [1] by
where C OX is capacitance/(thickness of gate oxide), L is channel-length, W is channel-width, µ is electron mobiliby, V G is gate voltage, V th is threshold voltage and V D is drain voltage. V th and µ increase as the temperature decreases [2] . References [3] and [4] report that the temperature dependency of threshold voltage and electron mobility are unchanged even at ultra-low temperature. Reference [5] indicates that the volume resistivity of copper varies in almost proportion to temperature, and shows that the resistivity at −195 • C is about 8 times lower than that at 0 • C.
Temperature Dependency of Delay
Gate delay T g is expressed in [2] by
where C out is output load capacitance, and V dd is supply voltage. As mentioned above, threshold voltage and electron mobility increase as temperature drops. On the other hand, Eq. (2) indicates that these parameters have opposite impacts on gate delay. When supply voltage is high, the denominator of (V dd − V th (T )) is large, and hence the temperature dependency of V th (T ) has a smaller impact on gate delay. In this case, µ(T ) has a relatively larger impact on gate delay. Conversely, when supply voltage is low, the temperature dependency of V th (T ) is dominant. With these two [2] . To include ITD in the evaluation, we will evaluate hold violation probability at various supply voltages. Next, we examine the delay including gate and interconnect T gw using the following expression in [6] below,
where R tr is output resistance of the driver gate, C p is parasitic drain capacitance, C L is input capacitance of the receiver gate, c is wire capacitance per unit length, r is wire resistance per unit length and l wire length. The wire resistance becomes smaller as temperature becomes lower. Supposing R tr , C p and C L are temperature independent for simplicity, T gw decreases as temperature lowers, but the amount of delay decrease depends on the wire length l. This dependency on length may unbalance the impact of temperature on clock path and data path.
Hold Timing Violation Probability

Hold Timing Violation
Timing violation may occur due to temperature variation. Setup timing violation can be solved in functional test by increasing clock cycle or supply voltage. On the other hand, hold timing violation cannot be resolved during the test without redesign. This work focuses on hold timing violation and discusses how frequently hold violation occurs at room temperature since functional test can be performed as long as no hold violations occur. In digital circuits, clock signal is supplied to flip-flops (FFs) through a clock distribution network. Because of the difference in interconnect length and non-uniform FF placement across the chip, the clock signal is delivered to FFs not simultaneously but with a time lag, which is called clock skew. The clock skew varies depending on temperature since interconnect delay and clock driver delay change. As the clock skew becomes large and the clock arrives at the launch FF earlier than at the capture FF, a hold timing violation occurs. In addition to temperature change, process variations affect timing stochastically, and hence the hold violation occurrence depends on individual fabricated chips. Therefore, this work performs a stochastic analysis of hold timing violation and calculates hold violation probability under process variations.
Calculation of Hold Violation Probaiblity
This section explains how to calculate hold violation probability considering process variations. In this letter, we take into account intra-chip random variation, which fluctuates physical parameters of individual devices randomly. Evaluation with inter-chip variation is a future work. As representative fluctuating physical parameters, gate length l and NMOS and PMOS threshold voltages v thn and v thp are considered in this work.
First, we consider path-wise hold violation probability. As the path delay becomes smaller, the hold slack at the capture FF becomes smaller. When the amount of slack reduction becomes larger than the slack with no process variation Slack i , hold violation occurs. Hence, the hold violation probability V path,i can be calculated by
where f i (x) expresses the probability density function of random variable x and it corresponds to delay variation of path i. Second, V whole , which is the hold violation probability of the whole circuit consisting of n paths, is represented by
where correlation between V path,i and V path, j are not considered. From now, we will derive probability density function f i (x) of path delay variation since f i (x) is necessary to compute V path,i in Eq. (4). Let us denote gate delay variation of logic gate j as ∆Dg j , and variations of gate length and NMOS and PMOS threshold voltages from the corresponding average values as ∆l, ∆vthn and ∆vthp, respectively. When ∆l, ∆vthn and ∆vthp are small, ∆D gate, j can be expressed as follows using the first-order sensitivities S l, j , S vthn, j and S vthp, j .
The sensitivities can be obtained with the following equations.
Here, D j is the gate delay without process variations, and Dg l, j , Dg vthn, j , Dg vthp, j are the gate delays when the corresponding parameters are varied by ∆l, ∆vthn and ∆vthp, respectively. Using a timing analysis tool, we can obtain these values and consequently calculate S l, j , S vthn, j and S vthp, j . Letting σ l , σ vthn and σ vthp denote the standard deviations of ∆l, ∆vthn and ∆vthp and be uncorrelated, the standard deviation of gate delay variation σ gate j is expressed by
σ Dg l j , σ Dg v t h n j and σ Dg v t h p j are given by
When ∆l, ∆vthn and ∆vthp follow normal distributions, the averages of them are 0 from the definitions and hence the average of gate delay variation in Eq. (6) is 0. The path delay is the sum of gate delays in the path, and hence the delay variance of path i, σ 2 path i , is expressed by the sum of delay variances of the gates included in path i, i.e.,
The average of the path delay variation is also 0 since the averages of the gate delay variation is 0. From the above discussion, we can use the probability density function of a normal distribution whose average is 0 and standard deviation is σ path i , as f i (x). Then, we can calculate Eq. (4) and consequently obtain hold violation probability V whole in Eq. (5).
Experiment Procedure
The computation of hold violation probability discussed in the previous section needs Slack i , S l, j , S vthn, j and S vthp, j . These must be obtained using a static timing analysis tool with timing libraries that cover process variations and a wide range of temperature variation. The first step of the experiment is the preparation of timing libraries that cover process variations at various temperatures. Next, we prepare design examples and calculate hold violation probabilities with the prepared libraries. The experiment procedure can be listed as follows.
Timing library preparation
• Obtain I-V transistor characteristics at various temperatures • Generate transistor models for SPICE via fitting • Characterize cell delay characteristics 2. Hold probability calculation for design examples
• Design example circuits dedicated for ultra-low temperature operation • Calculate hold violation probability at room temperature
Followings explain each item in the procedure.
Timing Library Preparation
In timing library preparation, circuit simulation is indispensable. However, transistor models that guarantee ultra-low temperature operation are not generally provided. In this work, we decided to generate transistor models for each temperature based on TCAD simulation results for a 65 nm process transistors. We carried out TCAD simulations to obtain Correlation analysis between TCAD simulation and hardware measurement is one of the future works. The next step is to generate transistor models for circuit simulation. We fit the I-V characteristics of SPICE simulation to the TCAD simulation results prepared in the previous subsection with three fitting parameters of "delvto," "mulu0" and "eta." Here, delvto represents the threshold voltage, mulu0 is the electron mobility, and eta is the DIBL coefficient. The fitting is performed for each combination of temperature and supply voltage. The evaluated temperatures are −180, −140, −100, −60, −20, 20, 60 and 100 • C and supply voltages are 0.6, 0.8 and 1.0 V. Figures 1 and 2 show the fitting results for NMOS transistor at supply voltage of 1.0 V, where the dotted lines are TCAD simulation results and the solid lines are SPICE simulation results after the fitting. The TCAD and SPICE simulation results at the same temperature are drawn with the same color. We can see that the solid and dotted lines are well correlated. On the other hand, at low temperatures, we observe some discrepancy in the transitional region between linear and saturation regions. Here, for delay characteristics, the most critical region is the saturation region and the fitting works well in this region. We think that the generated SPICE models can be used for timing analysis in the following steps.
We characterize standard cells with the SPICE transistor models generated above and prepare library files containing the delay characteristics of each cell for each combination of temperature and supply voltage. Moreover, to analyze delay fluctuation due to process variations and obtain the sensitivities, for each combination, we also prepare three library files that correspond to the cases in which the NMOS and PMOS threshold voltages increase by 1 mV and the channel length increases by 0.1 nm individually.
Hold Probability Calculation for Design Examples
As evaluation circuits, we designed circuits supposing ultralow temperature operation at various supply voltages. The designed circuits are AES (Advanced Encryption Standard) circuits. We performed logic synthesis, cell placement, clock tree synthesis and routing with the library at −180 • C. The designed circuits do not have any timing violations. Note that the wire resistivity in the library is also varied depending on the temperature. We finally calculate the hold violation probability V whole derived in Sect. 3.2. We change the library file and the wiring resistivity according to the temperature and supply voltage of interest and then perform timing analysis. The sensitivities in Eqs. (10) to (12) are computed from Dg l, j , Dg vthn, j and Dg vthp, j , which are obtained by timing analysis results with the library files having small variations of l, vthp and vthn. On the other hand, calculating the hold violation probability for all the paths in the circuit is difficult in terms of computational complexity. Therefore, in this letter, five shortest paths are selected for each capture FF and analyzed. In the analysis, we assume the standard deviations of the NMOS and PMOS threshold voltage variations and channel length variation are 30 mV, 30 mV and 1 nm, respectively. Figure 3 shows the hold violation probabilities of the AES circuit designed at various supply voltages for ultra-low temperature operation. The vertical axis represents the hold violation probability. The horizontal axis represents the temperature at which the hold violation probability is calculated. We can see that the hold violation probability increases at low supply voltage. At lower supply voltage, the overdrive voltage, which is the difference between the supply voltage and the threshold voltage, becomes smaller, the sensitivity to the path delay becomes higher, and then the circuit becomes more likely to have hold violation. Also, the hold violation probability increases at low temperature. As Sect. 2 discussed, the threshold voltage of transistors rises at low temperature, which also decreases the overdrive voltage and the sensitivity to the path delay increases. As a result, the hold violation probability at low voltage and low temperature is unacceptably high. This suggests that careful hold analysis for process variations is necessary to design circuits for ultra-low temperature operation. From the opposite point of view, the low temperature is more severe condition for hold violation regardless of the supply voltage. Therefore when we design circuits in which hold violations do not occur at ultra-low temperature, it is highly probable that hold violation will not occur at room temperature and we can perform function tests at room temperature.
Experimental Results
Conclusion
In this letter, we designed evaluation circuits dedicated for ultra-low temperature operation, analyzed timing characteristics with temperature variation, and calculated hold violation probability to investigate whether functional tests of the ultra-low temperature circuits can be performed at room temperature. Experimental results show that the hold violation probability decreases as the temperature rises, and hence we conclude that the functionality of the ultra-low temperature circuits is highly probable to be tested at room temperature. Moreover, the experimental result suggests that ultra-low temperature circuits need to be designed with larger hold margin than usual since threshold voltage elevation due to temperature decrease elevates hold violation probability.
